
Chapter 1: SP623 Board Features and Operation
Table 1-18:
Vita 57.1 FMC2 HPC Connections at J113 (Cont’d)
FPGA Pin
AE1
AA2
AA1
Y3
Y1
W2
W1
R10
T9
P3
P1
N6
P6
P5
R5
N8
N7
R4
R3
R9
P8
N5
N4
P10
N9
M10
M9
Y6
Y5
Net Name
FMC2_HA09_N
FMC2_HA10_P
FMC2_HA10_N
FMC2_HA11_P
FMC2_HA11_N
FMC2_HA12_P
FMC2_HA12_N
FMC2_HA13_P
FMC2_HA13_N
FMC2_HA14_P
FMC2_HA14_N
FMC2_HA15_P
FMC2_HA15_N
FMC2_HA16_P
FMC2_HA16_N
FMC2_HA17_CC_P
FMC2_HA17_CC_N
FMC2_HA18_P
FMC2_HA18_N
FMC2_HA19_P
FMC2_HA19_N
FMC2_HA20_P
FMC2_HA20_N
FMC2_HA21_P
FMC2_HA21_N
FMC2_HA22_P
FMC2_HA22_N
FMC2_HA23_P
FMC2_HA23_N
FMC Pin
E10
K13
K14
J12
J13
F13
F14
E12
E13
J15
J16
F16
F17
E15
E16
K16
K17
J18
J19
F19
F20
E18
E19
K19
K20
J21
J22
K22
K23
U14.13
FMC2_I2C_SCL
C30
30
U14.12
AB14
AC14
FMC2_LA00_CC_P
FMC2_LA00_CC_N
C31
G6
G7
SP623 Board User Guide
UG751 (v1.1) September 15, 2010